Verification Engineer
Q1 Technologies, Inc.Contract
Required Skillset:
VerilogShell scriptingARMx86C/C++UVMSystemVerilogassembly languagePERLSystemCOVM
Job Description
- Proficient in Verilog, SystemVerilog, or SystemC for complex testbenches.
- Strong understanding of OVM/UVM methodologies.
- Experience in SoC and IP performance verification, including x86 or ARM architecture.
- Programming skills in SystemVerilog, C/C++, PERL, Shell scripting, and assembly language.
Similar Jobs
Software Verification Engineer - White Box Testing
Michigan
Mar 10th, 2026
Senior Validation Engineer
Kansas
Mar 2nd, 2026
Validation Engineer
Minnesota
Mar 2nd, 2026
Design Verification Engineer
Washington
Feb 25th, 2026
Software Verification Engineer I
MN
Feb 25th, 2026